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Abstract
Passive crossbar arrays based upon memristive devices, at crosspoints, hold great promise for the future high-density and
non-volatile memories. The most significant challenge facing memristive device based crossbars today is the problem of
sneak-path currents. In this paper, we investigate a memristive device with intrinsic rectification behavior to suppress the
sneak-path currents in crossbar arrays. The device model is implemented in Verilog-A language and is simulated to match
device characteristics readily available in the literature. Then, we systematically evaluate the read operation performance
of large-scale crossbar arrays utilizing our proposed model in terms of read margin and power consumption while
considering different crossbar sizes, interconnect resistance values, HRS/LRS (High Resistance State/Low Resistance
State) values, rectification ratios and different read-schemes. The outcomes of this study are understanding the trade-offs
among read margin, power consumption, read-schemes and most importantly providing a guideline for circuit designers
to improve the performance of a memory based crossbar structure. In addition, read operation performance comparison
of the intrinsic rectifying memristive device model with other memristive device models are studied.
Keywords: Memristive device, Memristor, Crossbar array memory, Verilog-A, Sneak-path current, RRAM, Read
margin, Power consumption.
1. Introduction
The two-terminal memristive device based crossbar ar-
ray is a promising candidate for future non-volatile memo-
ries attributing to its low-power and small-area overhead,
3D integration, fast switching speed, compatibility with
standard CMOS technology and simple fabrication pro-
cess [1, 2]. However, ultra-high density integration of mem-
ristive devices in crossbar arrays still faces a number of
challenges such as magnitude of sneak-path (leakage) cur-
rents, relatively high variation of device operation, and
poor reproducibility. The most significant of these chal-
lenges that must be overcome to realize large-scale cross-
bar array memory is that of sneak-path currents, which
demands reduction in leakage currents through unselected
devices while reading the memory array.
To circumvent sneak-path currents in emerging cross-
bar memory arrays, several approaches have been pro-
posed. One of those techniques uses two back-to-back
bipolar memristive elements shown in Fig.1 (a). This ap-
proach resonates with the immense success of CMOS tech-
nology in which either the pull-up (composed of p-type
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transistor) or the pull-down (composed of n-type tran-
sistor) network is active at a given time; such a com-
plimentary configuration greatly limits the short-circuit
currents through the operating circuit. For memristive
circuits a similar configuration, known as complementary
resistive switch (CRS) is utilized [3, 4, 5], however, this
configuration relies on the polarity difference between the
two back-to-back connected memristive elements. There-
fore, at a given time, only one of the devices is either
in the LRS (Low Resistance State) or HRS (High Resis-
tance State). This indicates that the total resistance of
this configuration in equilibrium is always at the highest
value, hence, limiting sneak-path currents through unse-
lected cells within the crossbar array. Despite these fea-
tures, this approach is shown to be not very successful
given the relatively large footprint and significant hurdles
in a successful miniaturization [1]. In addition, a read-
ing operation on a CRS is destructive and the multilevel
bits offered by a memristive device can no longer be ex-
ploited [6].
Alternatively, the other two approaches using a selec-
tor device to reduce the sneak-path currents are: one-
transistor-one-memristive device (1T1M), shown in Fig. 1
(b); and one-diode-one-memristive device (1D1M) struc-
tures [7, 6], shown in Fig. 1 (c). Using a transistor as
the selecting device at each crosspoint raises the footprint
of each cell and consequently its three-dimensional stack-
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Figure 1: I-V characteristic of selector.
ing capability. Therefore the 1T1M structure is unlikely
to realize the potential scalability of memristive devices.
In terms of the 1D1M structure, it suffers programming
difficulty due to the significant voltage drop across the
reverse-biased diode instead of the memristive device. Al-
though a plausible solution is to use a special diode show-
ing typical I-V (Current-Voltage) characteristic in Fig. 1
(c) to permit enough current density to write the serially
connected memristive device by applying a higher voltage
than threshold voltage, enabling the two terminal selector
to show exponential current behavior [7, 8, 9]. However,
the read operation performance does not always benefit
from the nonlinear I-V characteristic, because of the volt-
age divider effect caused by the external selector [10]. In
fact, the higher nonlinearity can diminish read operation
performance if the nonlinearity is higher than an optimal
value as will be discussed in Section 4.2.
The other option is to engineer a large I-V nonlinear-
ity as shown in Fig. 1 (d) by integrating an oxide layer to
suppress about two orders of current magnitude smaller
than that of the linear device—see Fig. 1 (e) [11]. How-
ever, to realize a large OFF/ON resistance window in this
case, this kind of memristive device suffers from life-cycle
limitations [1].
The memristive device with intrinsic rectifying behav-
ior shown in Fig. 1 (f) has been empirically demonstrated
[12, 13, 14, 15, 16], and a rectification ratio in the order
of 106 has been achieved in [12] without significant re-
duction in either switching speed or retention time, which
illustrated its possible application as a solution to circum-
vent sneak-path currents. However, to the best of our
knowledge, a detailed read operation performance evalu-
ations of large-scale crossbar arrays based on memristive
devices with intrinsic rectifying behavior has not been in-
vestigated in the literature. Therefore, our motivation
in this paper is to systematically study the read opera-
tion performance of crossbar arrays using the memristive
device with intrinsic rectifying behavior. In particular,
we: (i) provide a Verilog-A behavioral model of a mem-
ristive device with intrinsic rectifying behavior based on
published fabricated device parameters; (ii) evaluate read
operation performance of large-scale arrays while consider-
ing different interconnect resistance values, HRS/LRS val-
ues, rectification ratios and different read-schemes utiliz-
ing our proposed model; (iii) demonstrate the effectiveness
of this special type of memristive device as an approach
to reduce sneak path effects in a crossbar structure; (iv)
demonstrate the advantages of the memristive device with
intrinsic-rectifying behavior by comparing with a linear
memristive device (without rectification capability) and
1S1R structure, shown in Fig. 1 (e) and (c), respectively.
The rest of the paper is organized as follows: in Sec-
tion 2, we describe read margin and read-schemes for a
crossbar array. The memristive device behavioral model
along with Verilog-A code are provided; in Section 3 we
evaluate our memristive device model within a passive
crossbar array and analyze the read operation performance
of crossbar arrays, specifically in terms of read margin and
power consumption; read operation comparison with other
memristive devices and discussions are presented in Sec-
tion 4; followed by conclusions in Section 5.
2. Crossbar Array and Device Model
2.1. Crossbar Array
A crossbar array is comprised of two layers of paral-
lel electrodes that are crossed perpendicularly, which act
as word-lines or bit-lines. At each crosspoint, an element
is formed, which can be programmed to the LRS or HRS
to represent either a logic ‘1’ or ‘0’ when proper voltages
are applied to word-lines and bit-lines. Unfortunately, as
stated in Section 1, this promising memory architecture
severely suffers from sneak-path currents, hence the need
for appropriate approaches to suppress them. Because the
sneak-path currents aggravate read/write operation per-
formance of crossbar array and hence, limit the maximum
size of a crossbar. The source of sneak-path current is
shown in Fig. 2. As discussed earlier, one possible ap-
proach to suppress sneak-path currents and hence improve
read/write operation performance is through using a mem-
ristive device with intrinsic rectifying behavior.
To simplify the read operation with large crossbars, in
the following simulations a single sense resistor is used to
sense the state of the memristive device instead of using
sense amplifier. To obtain the best read margin, the sense
resistor value, Rsense, is calculated based on [10]:
Rsense =
√
RONROFF. (1)
The read margin, RM, is defined as:
RM =
V out(LRS)−Vout(HRS)
VWS
(2)
2
Figure 2: Schematic of crossbar memory architecture. Here we de-
fine three different read-schemes according to the biased voltage on
selected word/bit-line and unselected word/bit-lines.
where VWS is the read voltage applied to the selected word-
line shown in Fig. 2. While Vout(LRS) and Vout(HRS) are
the voltages measured in Rsense resistor when the target-
cell is in LRS and HRS, respectively. In the literature,
there are a number of read-schemes for crossbars that in-
cludes V/2, V/3 and F-F (Floating-Floating), where V is
the rail-to-rail (maximum) potential difference. The volt-
age bias requirements for these read-schemes are shown in
Fig. 2.
Due to the influence from sneak-path currents and total
interconnect resistance, the output voltage swing is depen-
dent on the stored data and the position of the cell to be
read within the array. Additionally, taking the intercon-
nect resistance into account, the read margin will deteri-
orate further if the target-cell is located in the furthest
corner from the word/bit-line voltage sources—in case of
Fig. 2, this would be the top right corner cell. In this
paper, we only evaluate operation performance under this
worst-case position.
2.2. Memristive Device Model with Intrinsic Rectifying Be-
havior
The memristive device model with intrinsic rectifying
behavior is investigated in this subsection. Besides the
intrinsic rectifying behavior, the memristive device also
shows well-defined threshold voltage and abrupt resistance
switching. In the following, we use a simplified mathemat-
ical model for this special memristive device to match the
rectifying and threshold voltage behaviors that are empir-
ically reported in [12, 13, 14]. Subsequently we provide a
Verilog-A based model.
A memristive device has a state variable ω ⊂ [0, 1]
corresponding to the value of its memristance Rm. The
Figure 3: Simulated I-V characteristic of the memristive device be-
havioral model with intrinsic diode-like behavior. It is obtained by
using a sinusoid signal with 10 MHz frequency and 2.0 V (peak-to-
peak voltage) amplitude. The inset figure illustrates the same I-V
characteristic but the y-axis is on a logarithmic scale.
Rm is a function of ω, which follows
Rm =
{
ROFF(RON/ROFF)
ω , (v ≥ 0)
ROFF, (v < 0)
(3)
where v is the applied voltage. According to Eq. 3, Rm =
ROFF when ω = 0, while Rm is in RON state if ω = 1.
The memristive device is observed with a well-defined
threshold voltage. On one hand, if the absolute biased
voltage applied to the memristive device is smaller than
the threshold voltage, the state variable stays unchanged
or changes minimally. On the other hand, once the bias
voltage is larger than the threshold voltage, the state vari-
able changes abruptly. Here we use symmetric threshold
voltages, which can be different in practical memristive
device implementations. The dynamic switching behavior
of the memristive device is defined as:
dw
dt
=


α(v − VTH), (v ≥ VTH)
α(v + VTH), (v ≤ −VTH)
βv, otherwise,
(4)
where VTH is the threshold voltage. The α and β coeffi-
cients are programing rates. Here, we set β = 0 assuming
that the smaller voltage does not alter the state variable,
and hence, does not perturb the memristance during read
operation [17].
The developed behavioral model is created in Verilog-A
language is given in Appendix. Simulated I-V character-
istic curve with intrinsic rectifying behavior is shown in
Fig. 3.
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3. Results and Analyses
In this section, the aforementioned memristive device
model is placed into crossbar array to study the read mar-
gin and power consumption under different crossbar sizes,
read-schemes, interconnect resistance values, rectification
ratios (assuming a fixed ROFF/RON ratio for the defined
memristive device model) and RON value when the recti-
fication ratio is constant.
Simulations were carried out using Cadence tools, then
data is extracted for post-processing in MATLAB. In these
simulations the interconnect resistance is taken into con-
sideration to produce a more realistic assessment of the
crossbar array. The default parameters used in following
simulations are listed in the Table 1. Here, we mainly focus
on the reading rather than the writing operation perfor-
mance. For the following simulation we assume no change
to the device memristance when a reading voltage in the
order of 1 V is applied to the word/bit-lines when assum-
ing a threshold voltage of 1.5 V.
Table 1: List of parameters used in the memristive device and array
simulations.
High resistance state ROFF 5× 10
8 Ω
Low resistance state RON 5× 10
5 Ω
Sense resistor Rsense 1.58× 10
7 Ω
Interconnect resistance rwire 5 Ω
Threshold voltage VTH 1.5 V
Ratio of ROFF/RON 1× 10
3
α 2.5× 108 (Vs)−1
β 0 (Vs)−1
3.1. Read-Schemes and Crossbar Size
The read margin and power consumption under differ-
ent crossbar sizes using different read-schemes are studied
based on the device model developed earlier. The size of
the crossbar is from 4× 4 up to 128× 128. The considered
read-schemes are V/2, V/3 and F-F.
Read operation performance results are shown in Figs 4
& 5. Fig. 4 illustrates that the V/3 read-scheme has the
best read margin, while the F-F read-scheme has the worst
read margin when the crossbar size increases to 8 × 8.
The significant drop in read margin using the F-F read-
scheme can be attributed to the exponential increase in the
number of sneak current paths inside the crossbar array,
despite the use of the intrinsic rectifying behavior. Note
that the F-F read-scheme has the largest read margin when
the crossbar size is small (here it is 4× 4). In terms of the
other two read-schemes, there is a slight decrease in the
read margin for large array sizes.
Power consumption is presented in Fig. 5. The power
consumed when the target memristive device stays either
in the HRS or LRS is measured separately. It can be seen
that the different power consumptions in the HRS and LRS
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Figure 4: Read margin as a function of crossbar size under different
read-schemes. WhereN is the number of columns or rows of crossbar.
Here the number of columns equals the number of rows.
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Figure 5: Power consumption as a function of crossbar size under
different read schemes. Where N is the number of columns or rows
of crossbar.
is very small (almost the same), except for the F-F read-
scheme when the crossbar size is small (smaller than 8×8 in
our study). In overall, the F-F read-scheme consumes less
power, whereas the V/2 read-scheme consumes the largest
power. In particular power consumption when using F-
F read-scheme is only a very small fraction of other two
read-schemes, especially when using a large crossbar array
size.
Based on these simulations the V/3 read-scheme has
the best performance considering the trade-off between
read margin and power consumption for large-scale cross-
bar arrays.
3.2. Interconnect Resistance
The influence of interconnect resistance on read oper-
ation performance is shown in Fig. 6. As the interconnect
resistance increases, the read margin decreases, while the
power consumption reduces—in the other words, power
consumption benefits from the increase in interconnect re-
sistance. The read margin drops by 50% as the inter-
4
connect resistance rises from 5 Ω to 320 Ω. In order to
achieve a high read margin performance, the interconnect
resistance should be as small as possible despite the fact
that a larger interconnect resistance can result in a slight
improvement in the overall power consumption.
Sources of read margin deterioration caused by inter-
connect resistance are: (i) voltage drops across the selected
word/bit-lines; (ii) the unbalanced rising and falling volt-
age potential on unselected word/bit-lines, resulting in in-
creasing many leakage current paths flowing into the se-
lected bit-line.
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Figure 6: Read margin and power consumption influence as a func-
tion of interconnect resistance. The crossbar size is fixed at 64× 64.
The V/2 read-scheme is used.
3.3. Different Memristive Device Parameters
3.3.1. Resistance of ON/OFF
The Fig. 7 shows the influence of the ON/OFF resis-
tance on read operation. To ensure the ratio of HRS/LRS
is kept constant during the simulation, the ROFF value
is changed accordingly. As a result, the sensing resistor,
Rsense also needs to be changed to meet the requirement
set by Eq. 1.
The read margin improves if the RON resistance in-
creases. The overall power consumption also improves as
the RON resistance increases. It appears that increasing
RON resistance produces improved performance with re-
spect to both read margin and power consumption. How-
ever, it should be noted that there are still trade-offs among
read margin, power consumption and read speed during
read operation. For fast access times into memristive de-
vice based crossbar memory, higher resistance of the cross-
point cell always aggravates access speed.
3.3.2. Rectification Ratio Dependence
In this part, the RON resistance remains unchanged,
while the rectification ratio (here, it is also the ratio of
HRS/LRS according to the mathematical model) changes
to different values. The read margin and power consump-
tion as functions of rectification ratios are shown in Figs. 8
& 9, respectively.
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Figure 7: Read margin and power consumption as a function of
RON resistance. The crossbar size is fixed at 64 × 64. Rectification
ratio is a constant value, 103. The V/2 read-scheme is used.
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Figure 8: Read margin as a function of different rectification ratios
under different read-schemes. The crossbar size is fixed at 64 × 64.
RON is fixed at 5× 10
5 Ω.
It can be seen from Fig. 8 that read margin improves
as the rectification ratio increases, especially for the the
F-F read-scheme, which verifies that sneak currents can
be suppressed significantly by memristive device with in-
trinsic rectifying behavior.
Power consumption almost stays constant for V/2 and
V/3 read-schemes as the rectification ratio increases. While
the power consumption with respect to F-F read-scheme
reduces exponentially with increasing the rectification ra-
tio.
4. Comparison and Discussion
We have presented a systematic evaluations and analy-
ses on the read operation performance of a crossbar array
in Section 3. In this section, we firstly compare our pro-
posed model with one linear memristive device model. Sec-
ondly, we further compare the device model with the 1S1M
structure. Intuitively one might suppose that increasing
nonlinearity of the selector device in 1S1M structure is go-
ing to always improve the read operation performance of
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Figure 9: Power consumption as a function of rectification ratios
under different read-schemes. The crossbar size is fixed at 64 × 64.
RON is fixed at 5× 10
5Ω.
the 1S1M structure. However, the following simulations
demonstrate this is not the case.
Figure 10: Simulated I-V curve of the behavioral model without in-
trinsic rectifying characteristic. Simulation settings is same to Fig. 3.
Inset figure shows the same I-V curve but the y-axis is on a logarith-
mic scale.
4.1. Comparison with the linear Memristive Device
The I-V characteristic of linear memristive device model
(with linear resistance behavior in LRS State) is shown in
Fig. 10, which has same parameter settings in Fig. 3 except
the rectifying behavior. We conduct the read margin and
power consumption performance evaluation by using the
linear memristive device model. The results are shown in
Figs. 11 & 12. It can be seen that both of the read margin
and power consumption performance deteriorate in com-
parison with the results in Figs. 4 & 5. For read margin,
the V/3 read-scheme still has the best performance and
the F-F illustrates the worst read margin that is similar
to results obtained in Section 3.1. Without self rectify-
ing behavior, the sneak-path currents cannot be effectively
suppressed, resulting in severely decreased read margin.
Especially for the F-F read-scheme, the read margin is
too small for practical application, even when consider-
ing small array size. Unlike the read margin performance,
if the memristive device with self rectifying behavior em-
ployed does not see obvious deterioration as the size in-
creases up to 128× 128, the read margin employing linear
memristive device suffers from a significant degradation as
the crossbar size increases.
The V/3 read-scheme has a worse power consumption
than the V/2 read-scheme, which does not follow the re-
sults presented in Section 3.1, where the V/3 read-scheme
has better power performance than the V/2 read-scheme.
In addition, the other difference between the results in Sec-
tion 3.1 and the results in Fig. 12 is that the power con-
sumption increases faster as the size of crossbar increases
when using a linear memristive device.
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Figure 11: Read margin as a function of crossbar size under different
read-schemes. WhereN is the number of columns or rows of crossbar.
4.2. Comparison with the 1S1M Structure
In this part, we compare the read operation perfor-
mance of the model presented in this paper with 1S1M
structure. For 1S1M structure, the memory cell is made
up of a selector and a memristive device. The selector has
the characteristic of allowing both polarities to conduct
beyond a threshold. The mathematical model is defined
as [10]:
Isel = γ × sinh(α × V ), where α = k × p, (5)
the γ is a conductance parameter and k determines the
nonlinearity of the selector. here, the p = 18.4 is set to
the same value presented in [10]. To model the 1S1R struc-
ture, we connect one selector with one resistor acting as
a memory cell. Here, RON and ROFF are set to 5 × 10
5
and 5 × 108, respectively, the rest of the parameters are
6
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Figure 12: Power consumption as a function of crossbar size under
different read-schemes. Where N is the number of columns/rows of
crossbar.
the same as given in Table 1. During these simulations,
the value of γ is kept fixed, while k was changed to deter-
mine the nonlinearity of the selector, which influences the
read operation performance. Results are shown in Figs. 13
& 14. It can be seen that there exists an optimum non-
linearity for the selector to achieve the best read margin,
in contrast to the results when the rectification ratio is in-
crease, which always results in an increased read margin
as discussed in Section 3.3.2. So using the 1S1M structure,
there is an issue that the nonlinearity should be cautiously
considered along with the forward current ION to acquire
the maximum read margin. In addition, the power con-
sumption always increases regarding for the 1S1M struc-
ture when the k increases, which is also different from the
power consumption results reported in Section 3.3.2 that
which is not affected by the increase of rectification ratio,
moreover, the F-F read-scheme does benefit from the rise
of rectification ratio.
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Figure 13: Read margin as a function of nonlinearity (k) of the
selector. The size of crossbar array is fixed at 64× 64.
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Figure 14: Power consumption as a function of nonlinearity (k) of
the selector. The size of crossbar array is fixed at 64× 64.
5. Conclusion
In this paper, the read operations of the crossbar ar-
ray are studied with the proposed memristive behavioral
model. Based on extensive simulation results, we verify
that rectification behavior significantly improve the read
margin. In addition, we provide circuit design guidelines
that the V/3 read-scheme shows the best read margin and
demonstrated that the F-F read-scheme presents the worst
read margin as the crossbar size increases. However, the
F-F read-scheme has the best power consumption perfor-
mance due to a very small fraction of power consumption
in comparison with the power consumed by the other two
read-schemes (V/2 and V/3 read-schemes). Moreover, the
interconnect resistance influence on read performance is
also studied, which suggests that the resistance should be
kept as small as enough to achieve better read margin.
Furthermore, read operation dependence on memristive
device parameters is investigated. Based on the numer-
ical results, higher HRS/LRS resistance –if the read speed
has met with the requirement—and higher rectification
ratio are desirable. Finally, we demonstrate the advan-
tages of pursuing this intrinsic rectifying behavior within
memristive device based on two comparisons in Section 4.
From comparison in Section 4.1 we confirm that, as ex-
pected, the rectification does suppress sneak-path currents
in crossbar memory leading to an improved figure-of-merit
for the read operation. In terms of comparison in Sec-
tion 4.2, we show that increasing the nonlinearity of selec-
tor in 1S1M structure does not always lead to better read
operation performance. In contrast, it can deteriorates the
read margin and power consumption figure-of-merits with-
out careful selection of this parameter. So the memristive
device with intrinsic rectifying behavior is a significant im-
provement over alternative schemes for a crosspoint cell in
the crossbar array memory.
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6. Appendix
‘ include ” d i s c i p l i n e s . vams”
‘ include ” constants . h”
‘ include ” constants . vams”
module memristor (p , n) ;
inout p ; // p o s i t i v e te rmina l
inout n ; // negat ive te rmina l
e l e c t r i c a l p , n ;
// parameter d e f i n a t i on and d e f au l t va lue s
parameter real r o f=5E8 ;
parameter real ron = 5E5 ;
parameter real win i t = 1 ;
parameter real Vth=1.5;
parameter real alpha=2.5E8 ;
parameter real beta=0;
real dwdt ;
real w normal last ;
real w normal ;
real R;
real f i r s t i t e r a t i o n ;
real stop ;
// /////////////main/////////////////
analog begin
i f ( f i r s t i t e r a t i o n==0) begin
w normal last=win i t ;
// i f t h i s i s the f i r s t i t e r a t i o n
, s t a r t with win i t ;
end
i f (V(p , n) >= Vth) begin
dwdt=alpha ∗(V(p , n)−Vth) ;
end else i f (V(p , n ) <= −Vth) begin
dwdt=alpha ∗(V(p , n)+Vth) ;
end else begin
dwdt=beta∗V(p , n) ;
end
w normal=id t (dwdt , w normal last , stop
) ;
i f ( ( w normal>=1)&&(V(p , n )>0)) begin
w normal last =1;
stop =1;
end
else i f ( ( w normal<=0)&&(V(p , n)<0))
begin
w normal last =0;
stop =1;
end
else i f ( stop !=0) begin
w normal last=w normal ;
stop =0;
end
i f ( (V(p , n)< 0) ) begin
R=r o f f ;
end
else i f (V(p , n)>= 0) begin
R=r o f f ∗pow( ron/ r o f f , w normal ) ;
end
I (p , n) <+ V(p , n) /R;
f i r s t i t e r a t i o n =1;
end
endmodule
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